1/20




Fig. 1 (Prior Art)









Fig.2 (Prior Art)














Fig. 8

5/20





Fig. 9


TITLE: SRAM CELL WITH HORIZONTAL MERGED DEVICES INVENTORS NAME: Leonard Forbes

Okt #: 1303.011US2

6/20



7/20







Fig. 12






Fig. 14




Fig. 15





Fig. 16a








Fig. 17a

15/20








Fig. 19a







Fig. 19b



18/20





TITLE: SRAM CELL WITH HORIZONTAL MERGED DEVICES INVENTORS NAME: Leonard Forbes

Dkt #: 1303.011US2

50/50

RESET /		
ZERO STATE)	$V_{\text{DIFF}} = \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	V _C V _{DIFF} V _C
SET/WRITE V (LOGIC ONE STATE) W	$V_{DIFF} + \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	Vc Vc Vc Vc Vc VR VR
WRITE OVERRIDE V	$V_{DIFF} - \Delta V_1 + \Delta V_2$; WHEREIN $\Delta V_1 > V_T$	$V_{\rm c}$ $\Delta V_{\rm c}$ $\Delta V_{\rm c}$ $\Delta V_{\rm c}$
N N N N N N N N N N N N N N N N N N N	$V_{\text{DIFF}} + \Delta V_1$; WHEREIN $\Delta V_1 < V_T$	$V_{\rm c}$

Fig. 23